Multi bit Error Detection and Correction Architecture for Motion Estimation in Video Coding Systems

S.Surekha*, K.Padmaja Devi, Dr. K.Yedukondalu
*PG Scholar, Dept of ECE, TKR Collage of Engineering and Technology, Hyderabad, India

Abstract

The Motion Estimation (ME) is used in video coding systems to calculate the best motion between the current frame and reference frames. Process Element (PE) is the key component of ME. Error presence in the SAD value calculated by PE will affect the quality of the ME. In this paper the Built In Self Test (BIST) is used to test the PE this Error Detection and Correction Architecture (EDCA) designed based on the Residue and Quotient (RQ) code. Which will detect the multiple errors and recover the data with reduced delay from 16 clock cycles to 8 clock cycles.

Keywords: Motion Estimation, Process Element, Data recovery, error detection, residue-and-quotient (RQ) code.

Introduction

Motion Estimation (ME) is a process of determining Motion Vector (MV) which describe the transformation from reference frame to the current frame [1]. Usually adjacent frames in a video sequence, neighbor blocks in a frame will have very similar pixel colors and intensity [2]. In ME algorithm, Mean Square Error (MSE) and Sum of Absolute Difference (SAD) estimation methods are used to identify the most similar block among the current reference frames [9]. SAD requires a simple calculation without the need for multiplications [3]. Regular arrangement of Process Elements (PEs) constitutes a ME. If an error is present in PE, it will effect the ME. So the testing of PE is essential to improve the quality of the video [1].

The complexity of VLSI chip increases testing time and complexity [4]. BIST is a Design For Testability (DFT) technique, where it makes the testing of a chip, board or system. It’s implementation is easier, faster, efficient and less cost [5]. It is the technique of designing additional hardware and software features into integrated circuits to perform self-testing of PEs.

Various test Patterns can be applied to the internal nodes and response patterns are scanned out for comparison. The generalized block diagram of BIST is shown in Fig.1. Test Pattern Generator (TPG) is the combination of memory element which produces the test patterns inside the circuit itself. Response analysis also be done on-chip by Output Response Analyzer (ORA), where it with some additional logic produces a Pass/Fail signal [5].

Parity codes, Berger codes and Residue codes are used to detect and/or correct errors in the circuits. But these codes can detect only one bit error. If multiple errors are present in the data the residue code cannot detect the data effectively [6].

Residue code is a separable arithmetic code that estimates the residue of data and is appended to the data [7]. If N is an integer, N1 and N2 represents data words and ‘m’ refers to the modulus. Then N is coded as a pair (N1, |N|m), where |N|m is residue of N modulo m [1]. This residue coding approach can detect only one bit error. Therefore, a quotient code along with residue code is presented in this paper. Also detection and correction capabilities of these codes are analyzed in detail.

EDCA Design
The Error Detection and Correction Architecture (EDCA) is shown in Fig. 2. The major blocks in the EDCA are Error Detection Circuit (EDC) and Data Recovery Circuit (DRC) to detect and correct the multiple errors in the PE.

![Fig. 2 EDCA architecture](image)

PE is the circuit which is Circuit Under Test (CUT). The data generated by the PE is applied to Residue and Quotient Code Generator1 (RQCG1) to apply the RQ code to the data. The Test Code Generator (TCG) utilizes the Residue and Quotient (RQ) code concepts to generate the corresponding test code to detect the errors and also recover the data. The test codes from TCG and primary outputs of the PE are applied to EDC to determine whether the PE having error or not. The data can recover by DRC from TCG. Multiplexer (selector) is enabled to select the error free data or data recovery results.

A ME consists of many PEs incorporated in a 1-D or 2-D array for video encoding applications. The Internal block diagram of PE is shown in Fig. 3. PE consists of an 8-bit ADD and 12-bit Accumulator (ACC). The 8-bit ADD is used to estimate the addition of the current pixel (Cur_pixel) and reference pixel (Ref_pixel). 12-bit ACC is required to accumulate the results from the 8-bit ADD in order to determine the Sum of Absolute Difference (SAD) value for video encoding applications (Chang-Hsin Cheng et al 2012).

![Fig. 3 Internal block diagram of PE](image)

A sample of the 16 pixels is taken as an example and the pixel values are shown in Fig.4 with 4x4 macro block (Chang-Hsin Cheng et al 2012). The SAD value of the 4x4 macro block is given as [10]:

![Fig. 4 Examples of pixel values](image)

\[
SAD = \sum_{i=0}^{N-1} \sum_{j=0}^{N-1} |X_{ij} - Y_{ij}|
\]

Where m can be calculated as \(2^{k} - 1\) where k is n/2 therefore m=2^6-1=63. The SAD value generated by PE is the input to the RQCG. RQ code for 2124 is \(R_{PEi} = |2124|_{63} = 45\) and \(Q_{PEi} = |2124/63| = 33\).

### Test Code Generation (TCG)

TCG is the main block of the EDCA design. The block diagram of TCG is as shown in Fig. 5.

![Fig. 5 Block diagram of TCG](image)

Which is designed based on the ability of the RQCG circuit to generate corresponding codes in order to detect errors and recover the data. The circuit design of TCG is achieved by the following equation (5) and (6)

\[
R_T = \left\lfloor \sum_{i=0}^{N-1} \sum_{j=0}^{N-1} (X_{ij} - Y_{ij}) \right\rfloor_m
\]
Error Detection Process

Error Detection Circuit (EDC) is works as an output response analyzer. It will detects whether the error present or not in the specific PE as shown in Fig. 6. This block is used to compare the output from TCG i.e., \( R_T \) and \( Q_T \) with output from RQCG1 i.e., \( R_{PEi} \) and \( Q_{PEi} \) to detect the occurrence of an error.

The logic diagram of EDC is shown in Fig. 7. If the value of \( R_{PEi} \neq R_T \) and/or \( Q_{PEi} \neq Q_T \) then the error in the PEi can be detected by EDC. Output is then generated as a 0/1 signal to indicate that the tested PEi is error free/ with error.

\[
Q_T = \frac{\sum_{i=0}^{N-1} \sum_{j=0}^{N-1} (X_{ij} - Y_{ij})}{m} = \frac{X_{00} - Y_{00} + X_{01} - Y_{01} + \cdots + X_{(N-1)(N-1)} - Y_{(N-1)(N-1)}}{m}
\]

\[
= q_{00} + q_{01} + \cdots + q_{(N-1)(N-1)} + \frac{Y_{00} + r_{01} + \cdots + r_{(N-1)(N-1)}}{m}
\]

\[= 33\]  

Fault Model

In practical approach to test circuits select a specific test patterns based on circuit structural information and a set of fault models [1]. The structural fault model which assumes that faults cause line in the circuit to behave as if t were permanently at logic “0” (stuck-at 0 (SA0) or logic “1” (stuck-at1(SA1)) [8]. The Stuck-at model, must be adopted to cover actual failures in the interconnect data bus between PEs. The structural teting in ME architecture can incur error in computing SAD values.

If we introduce stuck-at faults in the SAD value of PEi, \( 2124 = (100001001100)2 \) as SA1 at bit1 and SA0 at bit 12 of the SAD value. Then the value is turned into \( 77 = (00001001101)2 \), resulting in the transformation of the RQ code of \( R_{PEi} \) and \( Q_{PEi} \) into \( |77|=14 \) and \( \lfloor77/63\rfloor=1 \).

Data Recovery Circuit

During error correction process the RQ code is separated from the TCG and the original data can be recovered by Data Recovery Circuit (DRC). The data recovery is possible by implementing the following mathematical model.

\[
SAD = m \times Q_T + R_T = (2^k - 1) \times Q_T + R_T = 2^k \times Q_T - Q_T + R_T
\]

The EDCA design executes the error detection and data recovery operations simultaneously, additionally the error free data are passed to the next specific PEi+1 through the multiplexer. The multiplexer will select the error free data from the tested PEi or the data recovery results from DRC.

Results and discussion

The EDCA design is developed in a top down design methodology using Xilinx 13.2 with VHDL coding. The top down design methodology is code mixed version of both behavioral and structural. The architecture consists of basic modules like Process element, TCG, RQ code generator, Multiplexer, EDC and DRC modules.
The behavioral simulation result for Top module without error introduced is shown in fig. 9. From the figure we can observe that the of $R_{PEi} = R_T$ and/or $Q_{PEi} = Q_T$ so the SAD value calculated by the PE is applied to the next PE. The delay for the SAD value calculation is 16 clock cycles.

The behavioral simulation result for Top module with error introduced is shown in fig. 10. From the figure we can observe that the of $R_{PEi} \neq R_T$ and/or $Q_{PEi} \neq Q_T$ so the error in SAD value calculated by the PE is detected by the EDC and the output form DRC is applied to the next PE. Which is the data recovered from the $R_T$ and $Q_T$. The RTL Schematic view of top module is shown in Fig. 11.

The delay can be reduced by using two Process Elements and two TCG blocks instead of one. The delay will become half that is, it will become 8 clock cycles. Fig. 12 show the behavioral simulation result for the top module with delay reduced.

**Conclusion**

In motion estimation process of finding the motion vector pointing to the best prediction macroblock in a reference frame or field. An error occurred in the ME will degrade the quality of the video. PE is the basic block in the MV calculation. This EDCA design will detect the multiple errors occurred in the PE and recover the data with less time delay.

**References**


Author Bibliography

S. Surekha
S. Surekha was born in Visakhapatnam, India, in 1985. She received the B.Tech degree in Electronics and Communication Engineering from JNTU, Hyderabad in 2012. She is pursuing M.Tech VLSI Design at TKR College of Engineering and Technology, Hyderabad, India. Email: sureksu@gmail.com

K. Padmaja Devi
K.Padmaja Devi received the B.Tech degree from JNTUA, Anapat, India in 1999, the M.tech degree with specialization DSCE from JNTUH, Hyderabad, India in 2006. She is pursuing Ph.D from Rayalaseema University, Kurnool, India. She has published 6 national and international papers. Currently, she is an Associate Professor in the Electronics and Communication Engineering Department, TKR College of Engineering and Technology, Hyderabad, India. K. Padmaja Devi is a member of ISTE and IETE, India. Email: ved_paddu@yahoo.co.in

K. Yedukondalu
Dept. of ECE, Bhoj Reddy Engineering College for Women, Hyderabad, India.

Yedukondalu Kamatham
was born in Biradawada, India, in July 1976. He received the B.Tech. degree from Nagarjuna University, Guntur, India, in 1998, the M.Tech. degree with specialization of Opto Electronics and Laser Technology from Cochin University of Science and Technology, Thrikkakara, India, in 2001, and the Ph. D degree from ECE department, University College of Engineering (autonomous), Osmania University, Hyderabad, India, in 2013. His areas of interest include GPS signal processing, adaptive signal processing, optical, analog and digital communications. He has published 25 research publications. Currently, he is a Professor and Head in the Electronics and Communication Engineering Department, Bhoj Reddy Engineering College for Women, Hyderabad, India. Dr. Yedukondalu is a member of IEEE and a life member of ISTE, India.

E-mail: kyedukondalu@gmail.com