ABSTRACT

This paper demonstrates a possibility to realize a simulation of testing strategy of high-resolution Sigma-Delta modulator using MATLAB SIMULINK and Xilinx EDA tool environment. This brief works explore towards smart computation static and dynamic parameter of sigma delta Analog and converter (ADC). Novelty of computation method introduce here in the Output Response Analyzer (ORA) and On chip test generation being used for testing of ADC parameters which help in reducing the difficulties in design complexity of integrated circuit. Moreover, the reusable features of hardware in the computation of different parameters are also improved in the ORA design of BIST.

KEYWORDS: Sigma delta modulator, Resolution, Noise Calculation, Power Calculation.

I. INTRODUCTION

Continuous time sigma delta modulator’s are affected by the non ideal behaviour of analog circuit which limits their resolution in MHz bandwidth[1-2]. The non idealities of circuit and quantization noise constitute the modulator’s noise floor. The error to be reduced or noise has its own power penalty depending on the Oversampling ratio (OSR), quantizer bit length (Nc), the modulator’s noise shaping order (Lc). The share of each error in modulator’s noise floor and OSR, Nc, Lc are the most important design parameters which will be responsible for minimizing the power consumption of a bandwidth and resolution[3-7]. To get the optimum loop filter coefficients and the amplifiers specifications are the objective of given system level design approach. The loop filter coefficients are optimized for the minimum quantization noise and the amplifiers specification are optimized for the minimum power consumption[8]. The task of testing a VLSI chip to guarantee its functionality is exceptionally complex and often very time taking. In addition to the difficulty of testing the chips (IC) themselves, the incorporation of the chips into systems has caused test generation’s cost to grow highly. On the other hand, in built in self-test, the test pattern generation and the output response evaluation are done on chip; thus, the use of high-end automatic test equipment (ATE) machines to test chips can be avoided[9-12]. High-resolution ADCs with high sampling rates are required in a broad area of high-performance applications, such as high-grade imaging systems, wireless communications, and radar[9]. To deliver ADCs satisfying the requirements of the applications, it is obligatory that they are tested as less time as possible, but without negotiating the quality of the test[11]. So with reduced size, cost and power consumption, the promotion towards the development of new generation of electronics system accomplishing all major features for the interaction of real time world to the digital processing circuitry is in its great demand[12][13].

A Successful system level modelling of sigma delta BIST for ADC linearity testing must satisfied following Condition: First, it include modelling of TSG Test signal generator and post silicon implementation of TSG so that Low cost and Area overhead is minimize on chip and more accurate stimulus needed than ADC under test. Second System level Modelling and physical design of DUT as analog to digital converter play very important role[14-18]. Analog to digital linearity characteristics is measured by two popular instruments such as INL and DNL. Integral nonlinearity(INL) and differential nonlinearity(DNL) can be calculated accurately from...
estimation of ADC’s transition levels. The most powerful approach to estimate transition level of ADC’s is histogram test which gives solution of full code testing [19-23].

Noise parameter which affects the resolution of continuous time sigma delta modulator are:

- Thermal noise
- Clock jitter noise
- Quantization noise
- Limited gain bandwidth
- Slew rate of amplifiers

The errors which are mentioned above, can be reduced or eliminated by system or circuit level techniques carries a low part of modulator’s noise floor (10-20%). The calculations of Thermal noise and clock jitter noise have a more power reductions and they form usually (70-80)% of the modulator’s noise floor [5-6]. This shows thermal noise and clock jitter noise mainly affects the modulator’s noise floor. On the other hand, quantization noise contains (5-10%) of the modulator’s noise floor [7-10].

II. Method: (GUI of Power Consumption)

The Power of continuous time sigma delta modulator is estimated in terms of its system level parameters. We calculate separately the power budget of each modulator.

As we have prepared a graphical user interface for the noise calculation presented in the section II. For different values of all the parameters we are getting various values of noise parameters.
III. RESULTS AND DISCUSSION

As we have prepared a graphical user interface for the noise calculation presented in the section II. For different values of all the parameters we are getting various values of noise parameters.

### Table 1 Noise Calculation Table

<table>
<thead>
<tr>
<th>Ref</th>
<th>BW (MHz)</th>
<th>B(bit)</th>
<th>Lc</th>
<th>Nc</th>
<th>IBN_t h</th>
<th>IBN_NR</th>
<th>IBN_q</th>
</tr>
</thead>
<tbody>
<tr>
<td>[1]</td>
<td>18</td>
<td>8</td>
<td>3</td>
<td>4</td>
<td>0.113</td>
<td>0.24</td>
<td>2.7</td>
</tr>
<tr>
<td>[2]</td>
<td>20</td>
<td>8</td>
<td>3</td>
<td>4</td>
<td>0.240</td>
<td>0.42</td>
<td>3.1</td>
</tr>
<tr>
<td>[3]</td>
<td>25</td>
<td>16</td>
<td>3</td>
<td>5</td>
<td>0.340</td>
<td>0.48</td>
<td>3.2</td>
</tr>
<tr>
<td>[4]</td>
<td>36</td>
<td>16</td>
<td>4</td>
<td>1</td>
<td>0.140</td>
<td>0.36</td>
<td>3.4</td>
</tr>
</tbody>
</table>

### Figure 3. GUI of Noise Calculation

### Figure 4. Comparative Noise Calculation

**System level component of adc**

<table>
<thead>
<tr>
<th>Power Consumption</th>
<th>pquant</th>
<th>Pdac</th>
<th>Pclk</th>
<th>Pamps</th>
<th>Pdigital</th>
<th>Pct</th>
</tr>
</thead>
<tbody>
<tr>
<td>(mw)</td>
<td>[1]</td>
<td>[2]</td>
<td>[3]</td>
<td>[4]</td>
<td>[5]</td>
<td></td>
</tr>
<tr>
<td>(mw)</td>
<td>[1]</td>
<td>[2]</td>
<td>[3]</td>
<td>[4]</td>
<td>[5]</td>
<td></td>
</tr>
<tr>
<td>(mw)</td>
<td>[1]</td>
<td>[2]</td>
<td>[3]</td>
<td>[4]</td>
<td>[5]</td>
<td></td>
</tr>
<tr>
<td>(mw)</td>
<td>[1]</td>
<td>[2]</td>
<td>[3]</td>
<td>[4]</td>
<td>[5]</td>
<td></td>
</tr>
<tr>
<td>(mw)</td>
<td>[1]</td>
<td>[2]</td>
<td>[3]</td>
<td>[4]</td>
<td>[5]</td>
<td></td>
</tr>
</tbody>
</table>

- [1]
- [2]
- [3]
- [4]
- [5]
Figure 5. SIMSIDES Computation of INL and DNL

**Histogram Calculator:** DNL, INL and SNRd is calculated using performing following equation (1), (2), (3).

\[
DNL(K^{th} \text{ code}) = \frac{W_i - 1LSB}{1LSB} \quad (1)
\]

\[
INL(K^{th} \text{ code}) = \sum_{i=0}^{i=k-1} \frac{W_i - KLSB}{1LSB} \quad (2)
\]

\[
SNR_d = -10 \log(\text{Error}) \quad (3)
\]

**IV. CONCLUSION**

In this paper, noise parameters and power consumption in single stage sigma delta modulator are analytically extracted. The power consumption of different possible design of CT sigma delta modulator are compared to choose the best one. GUI allows us to get the power values without actually simulating the circuit design. Further, the transistor level design can be implemented and the author is free to use any tool for the design. Here selected different values of OSR, \( L_c \), \( N_c \) and various parameter and got different values of power and in recent results for \( L_c=3, N_c=4, B=12 \). Therefore, the accuracy of the proposed technology is considerably high. Since the proposed technology is entirely a digital circuit therefore, the performance of the modulator ORA will not be degraded. In addition, the obtained parameters are tested by using BIST technology. This worked us foused our system level Modeling and Post simulation strategy to obtain fast and accurate prototype of the ADC built –In-self-test of sigma–delta based ADC. Our approach consist of modelling and design of an accurate first order sigma delta modulation based ADC. The synthesis result using a 180 nm library and MATLAB Simulink is used.

**V. ACKNOWLEDGEMENTS**

The authors would like to thanks the management, SSTC SSGI institute for providing MATLAB Simulink and Xilinx EDA tool.

**VI. REFERENCES**

[1] H. Pakniat, M. Yaveri, system level design and optimization of single loop CT sigma delta modulators for high resolution wideband applications.

[Sahu* et al., 6(9): September, 2017]  
ISSN: 2277-9655  
CODEN: LJESS7  
Impact Factor: 4.116  
IC™ Value: 3.00  


Anil Kumar Sahu, Vivek Kumar Chandra and Dr. G. R. Sinha “High level Computation Technique for Characterization of Sigma-Delta A/D “The International Conference on Microelectronics Devices, Circuits and Systems (ICMDCS 2017) will be held at the VIT University, Vellore India from 10th to 12th August 2017.